
Pentek Model 6526 Operating Manual Page 9
Page
Table of Contents
Rev. A
Chapter 3: Memory Maps and Register Descriptions (continued)
3.8 ‘C31 DSP Memory Maps and Registers...........................................................................................99
Table 3−55: ‘C31 Memory Map − Local SRAM, Dual−Port SRAM, VMEbus Registers .....99
Table 3−56: ‘C31 Memory Map − Channel Formatter Registers.............................................100
Table 3−57: ‘C31 Address Ranges for Channel Formatter Registers .....................................100
Table 3−58: ‘C31 Memory Map − VME port DPSRAM, Boot Flash, ‘C31, Graychip .........101
Table 3−59: ‘C31 Memory Map − Internal, Time Stamp, Overload, Interrupts ..................102
3.8.1 ‘C31 LED Control Register .............................................................................................103
Table 3−60: ‘C31 LED Control Register ......................................................................103
3.8.1.1 BIST Fail ........................................................................................................103
3.8.1.2 DSP LED ......................................................................................................103
3.8.2 ‘C31 Sync Arm Register .................................................................................................104
Table 3−61: ‘C31 Sync Arm Register ...........................................................................104
3.8.2.1 Local Sync Arm ...........................................................................................104
3.8.2.2 Time Stamp Counter Reset Arm ...............................................................104
3.8.3 ‘C31 Sync Word Substitution Register..............................................................................105
Table 3−62: ‘C31 Sync Word Substitution Register .................................................105
3.8.4 ‘C31 Sync Block Counter Reset Register ..........................................................................105
Table 3−63: ‘C31 Sync Block Counter Reset Register ..............................................105
3.8.5 ‘C31 Control Register .....................................................................................................106
Table 3−64: ‘C31 Control Register ...............................................................................106
3.8.5.1 Clock Source ................................................................................................106
Table 3−65: Clock Source / Channel Association .................................106
3.8.5.2 Sync Source ..................................................................................................107
Table 3−66: Sync Source / Signal Association .......................................107
3.8.5.3 Test Clock .....................................................................................................107
3.8.5.4 VME Interrupt .............................................................................................107
3.8.5.5 Local General Hardware Reset .................................................................107
3.8.6 Time Stamp Counter Output Register..............................................................................108
Table 3−67: Time Stamp Counter Output Register..................................................108
3.8.7 Overload Detection Control Registers ..............................................................................108
Table 3−68: ‘C31 Overload Detection Control Registers.........................................108
3.8.7.1 Crossing Count ............................................................................................108
Table 3−69: Crossing Count Codes..........................................................109
3.8.7.2 Threshold Level............................................................................................109
Table 3−70: Threshold Level Codes ........................................................109
3.8.7.3 Overload Detector Enable...........................................................................109
3.8.8 Interrupt Vector Register ...............................................................................................110
Table 3−71: Interrupt Vector Register ........................................................................110
3.8.9 Interrupt Mask Register .................................................................................................110
Table 3−72: Interrupt Mask Register ..........................................................................110
Table 3−73: Interrupt Bit Conditions..........................................................................110
Komentarze do niniejszej Instrukcji